Publications

Please visit Google Scholar for a more up-to-date list.

---

2022 - 2021 - 2020 - 2019 - 2018 - 2017 - 2016 - 2015 - 2014 - 2013 - 2012 - 2011 - 2010 - 2009 - 2008 - 2007 - 2006 - 2005 - 2004 - 2003 - 2002 - 2001 - 2000 - 1999

---

2022

• Hai "Helen" Li, Alaa R. Alameldeen, Onur Mutlu, "Guest Editors' Introduction: Near-Memory and In-Memory Processing," IEEE Design & Test, 39(2), February 2022.
  Local copy: pdf
  
  

2021

• Abanti Basak, Zheng Qu, Jilan Lin, Alaa R Alameldeen, Zeshan Chishti, Yufei Ding, and Yuan Xie, "Improving Streaming Graph Processing Performance using Input Knowledge," 54^th International Symposium on Microarchitecture (MICRO), Virtual Event (Greece), October 2021.
  Local copy: pdf
  
  
• Mohammad Behnia, Prateek Sahu, Riccardo Paccagnella, Jiyong Yu, Zirui Zhao, Xiang Zou, Thomas Unterluggauer, Josep Torrellas, Carlos Rozas, Adam Morrison, Frank Mckeen, Fangfei Liu, Ron Gabor, Christopher W. Fletcher, Abhishek Basak, Alaa Alameldeen, "Speculative Interference Attacks: Breaking Invisible Speculation Schemes," 26^th ACM Conference on Architectural Support for Programming Languages and Operating Systems, Virtual Conference, pages 1046-1060, April 2021.
  Local copy: pdf
  
  
• Israel Diamond, Alaa R. Alameldeen, Sreenivas Subramoney, Supratik Majumder, Srinivas Madugula, Jayesh Gaur, Zvika Greenfield, Anant Nori, "“Multi-level system memory with near memory capable of storing compressed cache lines," US Patent 11,188,467, November 30, 2021.
  
  
• Zhe Wang, Alaa R. Alameldeen, Lidia Warnes, Andy M. Rudoff and Muthukumar P. Swaminathan, "Method and apparatus to efficiently track locations of dirty cache lines in a cache in a two-level main memory," US Patent 11,074,188, July 27, 2021.
  
  
• Zhe Wang and Alaa R. Alameldeen, "Cache Architecture Using Way ID to Reduce Near Memory Traffic in a Two-Level Memory System," US Patent 10,884,927, January 5, 2021.
  
  

2020

• Mohammad Behnia, Prateek Sahu, Riccardo Paccagnella, Jiyong Yu, Zirui Zhao, Xiang Zou, Thomas Unterluggauer, Josep Torrellas, Carlos Rozas, Adam Morrison, Frank Mckeen, Fangfei Liu, Ron Gabor, Christopher W. Fletcher, Abhishek Basak, Alaa R. Alameldeen, "Speculative Interference Attacks: Breaking Invisible Speculation Schemes," arXiv:2007.11818v3 [cs.AR], September 2020.
  
  
• Abanti Basak, Jilan Lin, Ryan Lorica, Xinfeng Xie, Zeshan Chishti, Alaa R. Alameldeen, Yuan Xie, "SAGA-Bench: Software and Hardware Characterization of Streaming Graph Analytics Workloads," IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), August 2020.
  Local Copy: pdf
  
  
• Meysam Taassori, Rajeev Balasubramonian, Siddhartha Chhabra, Alaa R. Alameldeen, Manjula Peddireddy, Rajat Agarwal, Ryan Stutsman, "Compact Leakage-Free Support for Integrity and Reliability," 47^th International Symposium on Computer Architecture (ISCA), May 2020.
  Local copy: pdf
  
  
• Alaa R. Alameldeen and Gino Chacon, "Providing Dead-Block Prediction for Determining Whether to Cache Data in Cache Devices," US Patent 10,877,890, December 29, 2020.
  
  
• Binh Pham, Chris Wilkerson, Alaa R. Alameldeen, Zeshan Chishti, Zhe Wang, "Method and Apparatus for Multi-Level Memory Early Page Demotion," US Patent 10,860,244, December 8, 2020.
  
  
• Alaa R. Alameldeen and Berkin Akin, "Method, System, and Device for Near-Memory Processing with Cores of a Plurality of Sizes," US Patent 10,802,883, October 13, 2020.
  
  
• Gino Chacon and Alaa R. Alameldeen, "Adaptive Granularity for Reducing Cache Coherence Overhead," US Patent 10,691,602, June 23, 2020.
  
  

2019

• Berkin Akin, Zeshan A. Chishti, Alaa R. Alameldeen, " ZCOMP: Reducing DNN Cross-Layer Memory Footprint Using Vector Extensions," 52^nd International Symposium on Microarchitecture (MICRO), Columbus, OH, USA, October 2019.
  Local copy: pdf
  
  
• Berkin Akin and Alaa R. Alameldeen, "A Case for Asymmetric Processing in Memory," IEEE Computer Architecture Letters, 18(1), January-June 2019.
  
  
• Zhe Wang, Zeshan A. Chishti, Muthukumar P. Swaminathan, Alaa R. Alameldeen, Kunal A. Khochare, Jason A. Gayman, "Apparatus, System, and Method to Determine a Demarcation Voltage to Use to Read a Non-Volatile Memory," US Patent 10,452,312, October 22, 2019.
  
  
• Zhe Wang, Zeshan A. Chishti, Alaa R. Alameldeen, and Rajat Agarwal, "Near Memory Miss Prediction to Reduce Memory Access Latency," US Patent 10,417,135, September 17, 2019.
  
  
• Zhe Wang, Chris Wilkerson, Zeshan A. Chishti, Seth H. Pugsley, Alaa R. Alameldeen, and Shih-Lien Lu, "Method and Apparatus for Unneeded Block Prediction in a Computing System Having a Last Level Cache and a Multi-Level System Memory," US Patent 10,261,901, April 16, 2019.
  
  

2018

• Jagadish B. Kotra, Haibo Zhang, Alaa R. Alameldeen, Chris Wilkerson, Mahmut T. Kandemir, "Chameleon: A Dynamically Reconfigurable Heterogenous Memory System," 51^st International Symposium on Microarchitecture (MICRO), Fukuoka, Japan, October 2018.
  Local copy: pdf
  Talk: ppt
  
  
• Esha Choukse, Mattan Erez, Alaa R. Alameldeen, "Compresso: Pragmatic Main Memory Compression," 51^st International Symposium on Microarchitecture (MICRO), Fukuoka, Japan, October 2018.
  Local copy: pdf
  
  
• Alaa R. Alameldeen and Rajat Agarwal, "Opportunistic Compression for Direct-Mapped DRAM Caches," 4^th International Symposium on Memory Systems (MEMSYS-2018), Washington, D.C., USA, October 2018.
  Local Copy: pdf
  
  
• Esha Choukse, Mattan Erez, Alaa R. Alameldeen, "CompressPoints: An Evaluation Methodology for Compressed Memory Systems," IEEE Computer Architecture Letters, 17(2), July-December 2018.
  Local Copy: pdf
  
  
• Zhe Wang, Chris Wilkerson, Zeshan A. Chishti, Seth H. Pugsley, Alaa R. Alameldeen, and Shih-Lien Lu, "Method and Apparatus for Pre-fetching Data in a System Having a Multi-Level System Memory," US Patent 10,108,549, October 23, 2018.
  
  
• Alaa R. Alameldeen, Glenn J. Hinton, Blaise Fanning, and James J. Greensky, "Replacement of a Block with a Compressed Block to Increase Capacity of a Memory-Side Cache," US Patent 10,048,868, August 14, 2018.
  
  
• Chris Wilkerson, Alaa R. Alameldeen, Zeshan Chishti, and Jaewoong Sim, "Method and Apparatus for Implementing a Heterogeneous Memory Subsystem," US Patent 9,921,972, March 20, 2018.
  
  

2017

• Samira Khan, Chris Wilkerson, Zhe Wang, Alaa R. Alameldeen, Donghyuk Lee, and Onur Mutlu, "Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content," 50^th International Symposium on Microarchitecture (MICRO), Boston, MA, USA, October 2017.
  Local copy: pdf
  
  
• Elizabeth Reed, Alaa R. Alameldeen, Helia Naeimi, and Patrick Stolt, "Probabilistic Replacement Strategies for Improving the Lifetimes of NVM-Based Caches," 3^rd International Symposium on Memory Systems (MEMSYS-2017), Washington, D.C., USA.
  Local Copy: pdf
  
  
• Samira Khan, Chris Wilkerson, Donghyuk Lee, Alaa R. Alameldeen, Onur Mutlu, "A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failure in DRAM," IEEE Computer Architecture Letters, 16(2), July-December 2017.
  Local Copy: pdf
  
  
• Alaa R. Alameldeen, Chris Wilkerson, Eugene Gorbatov, and Zeshan Chishti, "System and Method for Thread Scheduling on Reconfigurable Processor Cores," US Patent 9,703,708, July 11, 2017.
  
  
• Chris Wilkerson, Alaa R. Alameldeen, Zhe Wang, and Zeshan Chishti, "Multi-Level Memory Management," US Patent 9,583,182, February 28, 2017.
  
  

2016

• Jayesh Gaur, Alaa R. Alameldeen, and Sreenivas Subramoney, "Base-Victim Compression: An Opportunistic Cache Compression Architecture," 43^rd International Symposium on Computer Architecture (ISCA), Seoul, South Korea, June 2016.
  Local copy: pdf
  
  
• Chris Wilkerson, Alaa R. Alameldeen, Zeshan A. Chishti, and Jaewoong Sim, "Method and Apparatus for Implementing a Heterogeneous Memory Subsystem," US Patent 9,472,248, October 18, 2016.
  
  
• Chris Wilkerson, Alaa R. Alameldeen, Eugene Gorbatov, and Zeshan A. Chishti, "Systems and Methods for Managing Reconfigurable Processor Cores," US Patent 9,417,879, August 16, 2016.
  
  
• Tingting Sha, Chris Wilkerson, Herbert Hum, and Alaa R. Alameldeen, "Compiler Assisted Low Power and High Performance Load Handling Based on Load Types," US Patent 9,311,085, April 12, 2016.
  
  
• Alaa R. Alameldeen, Niranjan L. Cooray, Jayesh Gaur, Steven D. Pudar, Manuel A. Aguilar Arreola, Margareth E. Marrugo, and Chinnakrishnan Ballapuram, "Cache Memory Data Compression and Decompression," US Patent 9,292,449, March 22, 2016.
  
  
• Sreenivas Subramoney, Jayesh Gaur, and Alaa R. Alameldeen, "Data Compression in Processor Caches," US Patent 9,251,096, February 2, 2016.
  
  

2015

• Alaa R. Alameldeen, Chris Wilkerson, and Samira M. Khan, "Read-Write Partitioning of Cache Memory," US Patent 9,223,710, December 29, 2015.
  
  
• Chris Wilkerson, Alaa R. Alameldeen, and Shih-Lien Lu, "Selective Error Correction in Memory to Reduce Power Consumption," US Patent 8,966,345, February 25, 2015.
  
  

2014

• Jaewoong Sim, Alaa R. Alameldeen, Zeshan Chishti, Chris Wilkerson, and Hyesoon Kim, "Transparent Hardware Management of Stacked DRAM as Part of Memory," 47^th International Symposium on Microarchitecture (MICRO), Cambridge, UK, December 2014.
  Local copy: pdf
  
  
• Samira M. Khan, Alaa R. Alameldeen, Chris Wilkerson, Onur Mutlu, and Daniel A. Jiménez, "Improving Cache Performance by Exploiting Read-Write Disparity", 20^th International Symposium on High Performance Computer Architecture (HPCA), Orlando, FL, USA, February 2014.
  Local copy: pdf
  
  
• Samira Khan, Donghyuk Lee, Yoongu Kim, Alaa Alameldeen, Chris Wilkerson, and Onur Mutlu, "The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study," ACM International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), Austin, Texas, June 2014.
  Local Copy: pdf
  
  
• Kevin Kai-Wei Chang, Donghyuk Lee, Zeshan Chishti, Chris Wilkerson, Alaa Alameldeen, Yoongu Kim, Onur Mutlu, "Improving DRAM Performance by Parallelizing Refreshes with Accesses", 20^th International Symposium on High Performance Computer Architecture (HPCA), Orlando, FL, USA, February 2014.
  Local copy: pdf
  
  
• Muhammad M. Khellah, Chris Wilkerson, Alaa R. Alameldeen, Bibiche M. Geuskens, Tanay Karnik, Vivek De, and Gunjan H. Pandya, "Reducing Minimum Operating Voltage through Hybrid Cache Design," US Patent 8,868,836, October 21, 2014.
  
  
• Alaa R. Alameldeen, Ilya Wagner, Zeshan A. Chishti, Wei Wu, and Chris Wilkerson, "Dynamically Allocatable Memory Error Mitigation," US Patent 8,806,285, August 12, 2014.
  
  
• Chris Wilkerson, Alaa R. Alameldeen, and Jaydeep P. Kulkarni, "Adaptive Self-Repairing Cache," US Patent 8,719,502, May 6, 2014.
  
  
• Chris Wilkerson, Alaa R. Alameldeen, Zeshan A. Chishti, Dinesh Somasekhar, Wei Wu, and Shih-Lien Lu, "Method and Apparatus for Using Cache Memory in a System that Supports a Low Power State," US Patent 8,640,005, January 28, 2014.
  
  

2013

• Chris Wilkerson, Alaa R. Alameldeen, and Zeshan Chishti, "Scaling the Memory Reliability Wall," Intel Technology Journal, Volume 17, Issue 1, 2013.
  Local Copy: pdf
  
  
• Alaa R. Alameldeen, Nam Sung Kim, Samira M. Khan, Hamid Reza Ghasemi, Chris Wilkerson, Jaydeep Kulkarni, and Daniel A. Jiménez, "Improving Memory Reliability, Power, and Performance Using Mixed-Cell Designs," Intel Technology Journal, Volume 17, Issue 1, 2013.
  Local Copy: pdf
  
  
• Samira M. Khan, Alaa R. Alameldeen, Chris Wilkerson, Jaydeep Kulkarni, and Daniel A. Jiménez, "Improving Multi-Core Performance Using Mixed-Cell Cache Architecture", 19^th International Symposium on High Performance Computer Architecture (HPCA), Shenzhen, China, February 2013.
  Local copy: pdf
  
  

2012

• Amr Helmy and Alaa R. Alameldeen, "Redundancy and ECC Mechanisms to Improve Energy Efficiency of On-Die Interconnects," 3^rd International Conference on Energy-Aware Computing, METU NCC, Cyprus, December 2012.
  Local Copy: pdf
  
  
• Alaa R. Alameldeen and Zeshan A. Chishti, "Hardware Support for Thread Scheduling on Multi-Core Processors," US Patent 8,276,142, September 25, 2012.
  
  
• Zeshan A. Chishti, Alaa R. Alameldeen, Chris Wilkerson, Wei Wu, Dinesh Somasekhar, Muhammad Khellah, and Shih-Lien Lu, "Performing Multi-Bit Error Correction on a Cache Line," US Patent 8,245,111, August 14, 2012.
  
  

2011

• Alaa R. Alameldeen, Ilya Wagner, Zeshan Chishti, Wei Wu, Chris Wilkerson, and Shih-Lien Lu, "Energy-Efficient Cache Design Using Variable-Strength Error-Correcting Codes," 38^th International Symposium on Computer Architecture (ISCA), San Jose, CA, USA, June 2011.
  Local copy: pdf
  Talk: pdf
  
  
• Alaa R. Alameldeen, "Guest Editor's Introduction: The first JILP Data Prefetching Championship," Journal of Instruction Level Parallelism, Volume 13, 2011.
  Local Copy: pdf
  
  
• Alaa R. Alameldeen, Zeshan Chishti, Chris Wilkerson, Wei Wu, and Shih-Lien Lu, "Adaptive Cache Design to Enable Reliable Low-Voltage Operation," IEEE Transactions on Computers, January 2011.
  
  
• Shih-Lien Lu, Alaa R. Alameldeen, Keith Bowman, Zeshan Chishti, Chris Wilkerson, and Wei Wu, "Architectural-Level Error-Tolerant Techniques for Low Supply Voltage Cache Operation," IEEE International Conference on IC Design & Technology (ICICDT 2011), Kaohsiung, Taiwan, May 2011.
  
  

2010

• Chris Wilkerson, Alaa R. Alameldeen, Zeshan Chishti, Wei Wu, Dinesh Somasekhar, and Shih-Lien Lu, "Reducing Cache Power with Low-Cost, Multi-Bit Error-Correcting Codes," 37^th International Symposium on Computer Architecture (ISCA), Saint Malo, France, June 2010.
  Local copy: pdf
  
  

2009

• Zeshan Chishti, Alaa R. Alameldeen, Chris Wilkerson, Wei Wu and Shih-Lien Lu, "Improving Cache Lifetime Reliability at Ultra-Low Voltages," 42^nd International Symposium on Microarchitecture (MICRO), New York, NY, USA, December 2009.
  Local copy: pdf
  
  
• Keith A. Bowman, Alaa R. Alameldeen, Srikanth T. Srinivasan, Chris B. Wilkerson, "Impact of Die-to-Die and Within-Die Parameter Variations on the Clock Frequency and Throughput of Multi-Core Processors," IEEE Transactions on Very Large Scale Integration Systems, December 2009.
  
  
• Chris Wilkerson, Hongliang Gao, Alaa R. Alameldeen, Zeshan Chishti, Muhammad Khellah and Shih-Lien Lu, "Trading Off Cache Capacity for Low Voltage Operation," IEEE Micro Top Picks from the 2008 Computer Architecture Conferences, January/February 2009.
  Local Copy: pdf
  
  

2008

• Chris Wilkerson, Hongliang Gao, Alaa R. Alameldeen, Zeshan Chishti, Muhammad Khellah and Shih-Lien Lu, "Trading Off Cache Capacity for Reliability to Enable Low Voltage Operation," 35^th International Symposium on Computer Architecture (ISCA), Beijing, China, June 2008.
  Local copy: pdf
  
  
• David A. Wood and Alaa R. Alameldeen, "Adaptive Cache Compression System," US Patent 7,412,564, August 12, 2008.
  
  

2007

• Keith A. Bowman, Alaa R. Alameldeen, Srikanth T. Srinivasan and Chris B. Wilkerson, "Impact of Die-to-Die and Within-Die Parameter Variations on the Throughput Distribution of Multi-Core Processors", 12^th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED-2007), Portland, OR, USA, August 2007.
  Local copy: pdf
  
  
• Alaa R. Alameldeen and David A. Wood, "Interactions Between Compression and Prefetching in Chip Multiprocessors", 13^th International Symposium on High Performance Computer Architecture (HPCA), Phoenix, AZ, USA, February 2007.
  Local copy: pdf
  Talk: ppt, pdf
  
  

2006

• Alaa R. Alameldeen and David A. Wood, "IPC Considered Harmful for Multiprocessor Workloads," IEEE Micro, Jul-Aug 2006.
  Local Copy: pdf
  
  
• Alaa R. Alameldeen, "Using Compression to Improve Chip Multiprocessor Performance," Ph.D. dissertation, Computer Sciences Department, University of Wisconsin-Madison, March 2006.
  Local Copy: pdf
  Talk: six-per-page pdf, two-per-page pdf, or ppt
  
  

2005

• Milo M. K. Martin, Daniel J. Sorin, Bradford M. Beckmann, Michael R. Marty, Min Xu, Alaa R. Alameldeen, Kevin E. Moore, Mark D. Hill, David A. Wood, "Multifacet's General Execution-Driven Multiprocessor Simulator (GEMS) toolset," ACM SIGARCH Computer Architecture News, 2005.
  Local copy: pdf
  
  
• Michael R. Marty, Bradford Beckmann, Luke Yen, Alaa R. Alameldeen, Min Xu, and Kevin Moore, "GEMS: Multifacet's General Execution-driven Multiprocessor Simulator," Tutorial at 32^nd International Symposium on Computer Architecture, Madison, WI, USA, June 2005.
  Talk: pdf
  
  

2004

• Alaa R. Alameldeen and David A. Wood, "Adaptive Cache Compression for High-Performance Processors," 31^st International Symposium on Computer Architecture (ISCA), June 2004.
  Local copy: pdf
  Talk: ppt
  
  
• Alaa R. Alameldeen and David A. Wood, "Frequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches," UW-Madison Dept. of Computer Sciences Technical Report CS-TR-2004-1500, April 2004.
  Local copy: : pdf
  
  

2003

• Alaa R. Alameldeen and David A. Wood, "Variability in Architectural Simulations of Multi-threaded Workloads," 9^th International Symposium on High Performance Computer Architecture (HPCA), Anaheim, CA, USA, February 2003.
  Local copy: pdf
  Talk: ppt, pdf
  (Award Version) IEEE Micro Top Picks 2003
  
  
• Alaa R. Alameldeen, Milo M.K. Martin, Carl J. Mauer, Kevin E. Moore, Min Xu, Daniel J. Sorin, Mark D. Hill and David A. Wood, "Simulating a $2M Commercial Server on a $2K PC," IEEE Computer, February 2003.
  Local copy: pdf
  Talk: ppt
  
  
• Alaa R. Alameldeen and David A. Wood, "Addressing Workload Variability in Architectural Simulations," IEEE Micro's Top Picks from Microarchitecture Conferences, Nov/Dec 2003.
  Local copy: pdf
  
  

2002

• Alaa R. Alameldeen, Carl J. Mauer, Min Xu, Pacia J. Harper, Milo M.K. Martin, Daniel J. Sorin, Mark D. Hill and David A. Wood, " Evaluating Non-deterministic Multi-threaded Commercial Workloads," Workshop On Computer Architecture Evaluation using Commercial Workloads (CAECW), February 2002.
  Talk: pdf, ppt
  
  

2001

• Ashraf Aboulnaga, Alaa R. Alameldeen, and Jeffrey F. Naughton, "Estimating the Selectivity of XML Path Expressions for Internet Scale Applications," 27^th International Conference on Very Large Data Bases (VLDB-27), Rome, Italy, September 2001.
  Local copy: pdf
  
  

2000

• Milo M. K. Martin, Daniel J. Sorin, Anastassia Ailamaki, Alaa R. Alameldeen, Ross M. Dickson, Carl J. Mauer, Kevin E. Moore, Manoj Plakal, Mark D. Hill, and David A. Wood, "Timestamp Snooping: An Approach for Extending SMPs", 9^th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), November 2000.
  Local copy: pdf
  
  

1999

• Alaa R. Alameldeen, "Sequential Methods for Recovering Structure and Motion of a Rigid Object from an Image Sequence," Master thesis, Department of Computer Science and Automatic Control, Faculty of Engineering, Alexandria University, July 1999.
  
  

---

2022 - 2021 - 2020 - 2019 - 2018 - 2017 - 2016 - 2015 - 2014 - 2013 - 2012 - 2011 - 2010 - 2009 - 2008 - 2007 - 2006 - 2005 - 2004 - 2003 - 2002 - 2001 - 2000 - 1999

---

Last modified on Sunday, 29-May-2022 20:16:21 PDT by Alaa R. Alameldeen.