ia64-itanium2

VIRTUTECH CONFIDENTIAL Previous - Up - Next

ia64-itanium2

Provided by: ia64-itanium2
Class Hierarchy: conf-object → log-object → ia64-itanium2
Interfaces Implemented: log_object, exception, int_register, io_memory, simple_interrupt, processor, event_poster
Description: The ia64-itanium2 class models an Intel Itanium2 processor.

Attributes

Attributes inherited from class conf-object

attributes, classname, component, iface, name, object_id, queue

Attributes inherited from class log-object

access_count, log_buffer, log_buffer_last, log_buffer_size, log_group_mask, log_groups, log_level, log_type_mask

Attribute List

address_width: Pseudo class attribute; read-only access; type: unknown type.
(phys-bits, virt-bits) Number of bits in physical and virtual addresses.

aprof_views

Session attribute; read/write access; type: [[o,i]*].

((address profiler, view)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.

This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.

ar: Optional attribute; read/write access; type: [i*]; integer indexed; indexed type: Integer.
Application register file. (value*) is a list of 64-bit integers.

architecture: Pseudo class attribute; read-only access; type: unknown type.
Implemented architecture (ia64)

bgr: Optional attribute; read/write access; type: [[ii]*]; integer or string indexed; indexed type: [ii].
Alternate bank for GR 16-31.

big_endian: Pseudo attribute; read-only access; type: b.
This attribute is TRUE if the processor uses big-endian byte order and FALSE if it uses little-endian.

br: Optional attribute; read/write access; type: [i*]; integer indexed; indexed type: Integer.
The branch register file.

branch_prof_support: Pseudo attribute; read-only access; type: b.
True if this processor supports branch profiling in -stall mode, false otherwise.

cfm: Optional attribute; read/write access; type: [i{6}]; string indexed; indexed type: Integer.
The Current Frame Marker (CFM) is a list of six integer values: sof, sol, sor, rrb.gr, rrb.ft, rrb.pr. The sor value is the actual size or the rotating portion of the stack frame, which is a multile of eight.

cpu_group: Optional attribute; read/write access; type: Object or Nil.
The group that this processor belongs to. A cpu group is a collection if cpus that may share memory and/or send interrupts between them. The group must implement the "cpu_group"interface.

cr: Optional attribute; read/write access; type: [i*]; integer indexed; indexed type: Integer.
Control register file. (value*) is a list of 64-bit integers.

current_context: Session attribute; read/write access; type: Object.
Current context object.

cycle_fractions: Optional attribute; read/write access; type: Integer.
Modeling parameter related to processor scheduling.

cycles: Optional attribute; read/write access; type: Integer.
Time measured in cycles from machine start.

do_reissue: Session attribute; write-only access; type: Integer.
Obsolete attribute that was used to keep information about the current memory transaction if is_stalling is set.

dtlb: Optional attribute; read/write access; type: [[[i{15}]{8}][[i{15}]{512}]].
The data TLB.

enabled_flag: Optional attribute; read/write access; type: b.
TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.

event_desc: Pseudo attribute; read-only access; ; integer indexed; indexed type: [[o|n,s,i]*].
((object, description, time)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).

fr: Optional attribute; read/write access; type: [[iiii]*]; integer or string indexed; indexed type: [iiii].
The floating point register file.

freq_mhz: Required attribute; read/write access; type: i|f.
Processor clock frequency in MHz.

gr: Optional attribute; read/write access; type: [[ii]*]; integer or string indexed; indexed type: [ii].
((value, NaT)*) is a list of pairs, where value is a 64-bit integer, and NaT is 0 or 1..

in_service: Optional attribute; read/write access; type: [i*].
(vector*) is a list of in-service interrupt vectors. The current vector is first in the list.

instruction_fetch_line_size: Session attribute; read/write access; type: Integer.
Instruction fetch line size for this processor.

instruction_fetch_mode: Session attribute; read/write access; type: String.
Instruction fetch mode

is_stalling: Optional attribute; read/write access; type: b.
TRUE if the processor is currently stalling by request of a timing-model.

itc_ratio: Optional attribute; read/write access; type: [ii].
(nominator, denominator) specifies the ratio between the system bus frequency and the ITC frequency.

itlb: Optional attribute; read/write access; type: [[[i{15}]{8}][[i{15}]{512}]].
The instruction TLB.

lock_granularity: Optional attribute; read/write access; type: Integer.
Lock granularity of atomic instructions

lsq_enabled: Optional attribute; read/write access; type: Integer.
When non-zero, the internal load/store queue is enabled. Only applicable if ooo-mode is "micro-architecture"

mai_debug: Optional attribute; read/write access; type: String.
(internal) Set debug file for MAI

memory_profilers: Session attribute; read/write access; type: [o|n*]; integer indexed; indexed type: Object or Nil.
Memory read/write profilers.

memory_profiling_granularity_log2: Pseudo attribute; read-only access; type: Integer.
Base 2 logarithm of memory profiling granularity.

min_cacheline_size: Pseudo attribute; read-only access; type: Integer.
The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).

mode_counters: Pseudo attribute; read-only access; type: [[sii]*].
((name, user-value, supervisor-value), ...) List of per-mode counters.

n_pending: Optional attribute; read/write access; type: Integer.
The number of pending external interrupts.

ooo_mode: Optional attribute; read/write access; type: String.
"in-order" or "micro-architecture".

pc: Optional attribute; read/write access; type: [ii].
(ip), slot) is a list of two integers, the first containing the value of the IP register, and the second the internal slot counter.

pgr: Optional attribute; read/write access; type: [[ii]*].
The physical register file for GR. This only includes physical registers not visible in the GR bank.

physical_memory: Required attribute; read/write access; type: Object.
Physical memory space. Must implement both the memory-space and the breakpoint interface.

pr: Optional attribute; read/write access; type: [i*]; integer indexed; indexed type: Integer.
Predicate register file. (value*) is a list of integers, where value is a 1-bit integer.

proc_ratio: Optional attribute; read/write access; type: [ii].
(nominator, denominator) specifies the ratio between the system bus frequency and the processor frequency.

processor_number: Optional attribute; read/write access; type: Integer.
Simics internal processor number for this CPU. Each processor must have a unique processor number. This attribute can only be set as part of an initial configuration.

psr: Optional attribute; read/write access; type: Integer.
The PSR register.

rr: Optional attribute; read/write access; type: [i*]; integer indexed; indexed type: Integer.
Region register file. (value*) is a list of 64-bit integers.

rse_bof: Optional attribute; read/write access; type: Integer.
The internal RSE.BOF (beginning of frame) register.

rse_ndirty: Optional attribute; read/write access; type: Integer.
The internal RSE.ndirty register.

rse_storereg: Optional attribute; read/write access; type: Integer.
The internal RSE.storereg register.

stall_time: Optional attribute; read/write access; type: Integer.
The number of cycles the processor will stall

stalling_info: Optional attribute; read/write access; type: [iii].
If is_stalling is set, this contains information about the current memory operation.

step_per_cycle_mode: Optional attribute; read/write access; type: String.
"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.

step_queue: Optional attribute; read/write access; type: [[o|n,a,s,i]*].
((object, value, slot, step)*). Pending step queue events. object must implement the event_poster interface.

step_rate: Optional attribute; read/write access; type: [iii].
(q, p, r) where q/p is the step per cycle rate, p is a power of 2 and r indicates how much of a cycle that the current step has consumed.

steps: Optional attribute; read/write access; type: Integer.
Number steps executed since machine start.

time_queue: Optional attribute; read/write access; type: [[o|n,a,s,i]*].
((object, value, slot, cycle)*). Pending time queue events. object must implement the event_poster interface.

vhpt_walker: Optional attribute; read/write access; type: String.
(on | off) indicates whether the VHPT walker is enabled.

Command List

Commands defined by interface log_object: log, log-group, log-level, log-size, log-type
Commands defined by interface processor: add-memory-profiler, aprof-views, attach-branch-recorder, break-cr, cycle-break, cycle-break-absolute, detach-branch-recorder, disable, disassemble, down, enable, frame, info, instruction-fetch-mode, io-read, io-write, list, list-memory-profilers, load-binary, logical-to-physical, pos, pregs, pregs-hyper, print-statistics, print-time, psym, read, read-reg, register-number, remove-memory-profiler, set-context, set-pc, stack-trace, start-instruction-profiling, step-break, step-break-absolute, sum, symval, trace-cr, unbreak-cr, untrace-cr, up, wait-for-cycle, wait-for-step, write, write-reg, x

VIRTUTECH CONFIDENTIAL Previous - Up - Next