May 14 Lecture #5

## **Full adder**

structureal description



architecture struct of full\_adder is signal Sout1, Cout1, Cout2: std\_logic: begin HA1: entity work.half\_adder port map(  $x \Rightarrow x$ , y => y,  $s \Rightarrow Sout1$ ,  $c \Rightarrow Cout1);$ HA2: entity work.half\_adder port map(  $x \Rightarrow Sout1$  $y \Rightarrow Z$  $s \Rightarrow S$ c Cout2); OR1: entity work.or\_gate portmap (  $a \Rightarrow Cout2.$  $b \Rightarrow Cout1$ , c => C);

end struct;

- this circuit needs some connection to hook the entity together
  - o signals Cout1, Cout2, Sout1 are defined as std\_logic
  - o signals and parts are treatred similarly
- One of the reasons to describe circuits in VHDL is simulation
  - o we need to connect the ports of a circuit, so we can see it work
  - o this is done w/ a "test bench"

```
the test bench is self-contained (no ports)
       0
          we simulate the test bench
       0
- our test bench will be called "tb" and have no ports:
   entity tb is
   end tb:
   architecture behave of tb is
           signal X, Y, Z, S, C: std_logic;
   begin
           TEST: process
           begin
                  x <= '0';
                  y <= '0';
                  z <= '0';
           wait for 100 ns:
           x <= '1'1
           wait fr 50 ns:
           y<= '1'1
           wait for 50ns;
           z<= '1';
           wait for 50ns;
   end process
   UUT: entity work.full_adder (struct)
           port map (x=>x y=>y, z=>z, s=>s, c=>c);
   end behave;
```

- process always run as often as possible
  - w/ a dependency list
    - process (a, b, c)
  - o is only allowed to start when the signals change
- other wise, it starts again immediately
- so, ever process should have either r a dependency list or waits
- when instantiating, we can specify the implementation: entity work.thing (behave)

wait:

- makes the process pause
- three versions

```
    wait for <time>;
pause for the given time (simulation)
```

- wait until <condition>; pause until the condition is true ie. wait until c='1';
- 3. wait on <signal list> wait until one of the signals change eg. process (a, b)
  process wait on a, b;
  .....

end process;

